-
Notifications
You must be signed in to change notification settings - Fork 6
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Execution time #15
Comments
Il giorno mar 22 nov 2022 alle ore 14:15 immortal_sniper1 <
***@***.***> ha scritto:
So is is normal for the script to take hours to run on a 4 layer board?
Nope the script is usually quite fast and I don't think there's a way to
make it faster since the placement is made
scanning the area horizontally and vertically and checking the room for the
via...
I did run it with great effect on 2 layer boards and it was fine. but not
it takes ages, i can see that some vias were placed both in layout and 3d
model but kicad is frozen.
Could you share a pcb file where I can reply the same issue?
Also on a side note is there a way to tell the script not to put vias in
certain areas so that i can later remove that zone and stitch with another
net?
This depends on what you mean with area.... if it is a named object that is
accessible through KiCAD python API we can find a way to access it and
check if via falls inside its borders and so on...
Again if you can provide a PCB file with such an element I can check if
this feature can be *implemented*.
|
https://github.com/immortal-sniper1/Bird_Detector/tree/master/Bird_detector_V1 I also tried on another board with a net that is not gnd and it did not trigger regarding the area i want to not put vias inside a SMA connector or small areas like that |
Il giorno mar 22 nov 2022 alle ore 17:29 immortal_sniper1 <
***@***.***> ha scritto:
I'll make a try on this board and I'll let you know..
I also tried on another board with a net that is not gnd and it did not
trigger
again without a 'problematic' pcb file the reply of issue is uncertain...
regarding the area i want to not put vias inside a SMA connector or small
areas like that
We have to find a way to 'classify' such kind of components. Not too
difficult I'll think about it.
… —
Reply to this email directly, view it on GitHub
<#15 (comment)>,
or unsubscribe
<https://github.com/notifications/unsubscribe-auth/ABOP54RMRJH4HSRECKWEY5LWJTYFHANCNFSM6AAAAAASHZ4RJU>
.
You are receiving this because you commented.Message ID:
***@***.***>
--
bye by(t)e[s]... WeirdGyn!
|
again without a 'problematic' pcb file the reply of issue is uncertain..... ill upload that board soon too it is not MIT that is why i have to put some other license on it and it is a bit more complicated but i think ill be able to get it done but realistically i am not sure at what time regarding classification maybe this: if it is a THT and pitch is 2-3 times via spacing dont place via there ( just what i can up on the fly but i think this more or less can work) |
any updates? |
Still working on it.
Il giorno gio 24 nov 2022 alle ore 20:36 immortal_sniper1 <
***@***.***> ha scritto:
… any updates?
—
Reply to this email directly, view it on GitHub
<#15 (comment)>,
or unsubscribe
<https://github.com/notifications/unsubscribe-auth/ABOP54XKMR2YHWASOTPFEPDWJ67U7ANCNFSM6AAAAAASHZ4RJU>
.
You are receiving this because you commented.Message ID:
***@***.***>
--
bye by(t)e[s]... WeirdGyn!
|
tried it again on a few boards and again it went wild with RAM and time https://github.com/immortal-sniper1/cross_band_handy_walkie_talkie/tree/master/HW |
So is is normal for the script to take hours to run on a 4 layer board?
I did run it with great effect on 2 layer boards and it was fine. but not it takes ages, i can see that some vias were placed both in layout and 3d model but kicad is frozen.
Also on a side note is there a way to tell the script not to put vias in certain areas so that i can later remove that zone and stitch with another net?
The text was updated successfully, but these errors were encountered: