FlappyBirdVHDL A flappy bird game psuedo-clone in VHDL. Designed to run on a Cyclone III FPGA on the Altera DE0 development board. To program, run Quartus II 13.0, compile the design, and program onto the board using the JTAG interface.