Add Icarus Verilog compiler, simulator used by testbenches #174
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
dehanj
reviewed
Mar 20, 2024
|
Built image locally and can successfully run the test benches. Added "tb" to the "make help" target. |
dehanj
approved these changes
Mar 20, 2024
Signed-off-by: Joachim Strömbergson <[email protected]>
The testbenches live in their own Makefiles under hw/application_fpga/core/*/toolruns (except picorv32). Let's add a top-level target to build and run them. In order to run core testbenches, use cd hw/application_fpga make tb or if using Podman: cd contrib make run-tb to run the same target in a container.
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Closes #173