Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

soc/riscv/opentitan: Kconfig.defconfig.series: Set NUM_IRQS to 256 #67849

Merged
merged 1 commit into from
Jan 27, 2024

Conversation

tkng-rivos
Copy link
Contributor

The OpenTitan PLIC has support for up to 255 interrupt vectors, so set it to that. Previously was set to number of IRQs used.

The OpenTitan PLIC has support for up to 255 interrupt vectors, so
set it to that. Previously was set to number of IRQs used.

Signed-off-by: Tyler Ng <[email protected]>
@zephyrbot zephyrbot added area: RISCV RISCV Architecture (32-bit & 64-bit) Trivial Changes that can be reviewed by anyone, i.e. doc changes, minor build system tweaks, etc. labels Jan 19, 2024
@dleach02 dleach02 merged commit 432f4a0 into zephyrproject-rtos:main Jan 27, 2024
24 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
area: RISCV RISCV Architecture (32-bit & 64-bit) Trivial Changes that can be reviewed by anyone, i.e. doc changes, minor build system tweaks, etc.
Projects
None yet
Development

Successfully merging this pull request may close these issues.

5 participants